Reconfigurable IP Blocks : a MIMD Approach iii Preface
نویسنده
چکیده
ii Also, an extensive state-of-the-art survey of the reconfigurable IP blocks is presented. Both main reconfigurable categories, i.e. fine grain and coarse grain, are covered and the most remarkable prevailing implementations are introduced extensively. Each of the architectures is categorized according to the computational granularity, communication topology and source of block, i.e., academic vs. commercial. Reconfigurable IP Blocks : a MIMD Approach
منابع مشابه
Efficient Integration of Pipelined IP Blocks into Automatically Compiled Datapaths
Compilers for reconfigurable computers aim to generate problem-specific optimized datapaths for kernels extracted from an input language. In many cases, however, judicious use of preexisting manually optimized IP blocks within these datapaths could improve the compute performance even further. The integration of IP blocks into the compiled datapaths poses a different set of problems than stitch...
متن کاملA NoC-based Infrastructure to Enable Dynamic Self Reconfigurable Systems
Electronic equipments with higher performance, lower power consumption, and smaller size motivate the research for more efficient design methods. Platform-based design is a method to implement complex SoCs that avoids design from scratch. Usually, a platform-based designed SoC includes one or more processors, a real-time operating system, intellectual property (IP) blocks, memories and an inter...
متن کاملMixed-Mode Scheduling for Parallel LU Factorization of Sparse Matrices on the Reconfigurable HERA Computer
HERA (HEterogeneous Reconfigurable Architecture) is an FPGA-based mixed-mode reconfigurable computing system that we have designed and implemented for the simultaneous execution of a variety of parallel processing modes. These modes are SIMD (Single-Instruction, Multiple-Data), MIMD (Multiple-Instruction, MultipleData) and M-SIMD (Multiple-SIMD). Each processing element (PE) is centered on a si...
متن کاملProgramming Model and Low-level Language for a Coarse-Grained Reconfigurable Multimedia Processor
We present the architecture and programming model for MORA, a coarse-grained reconfigurable processor aimed at multimedia applications. The MORA architecure is a MIMD machine consisting of a 2-D array of reconfigurable cells (RC) with a flexible reconfigurable interconnect network. MORA is designed to support high-throughput data-parallel pipelined processing. We describe the design and impleme...
متن کاملAMDREL: On Designing Reconfigurable Embedded Structures for the Future Reconfigurable SoC for Wireless Communication Applications
The objective of the AMDREL (Architectures and Methodologies for Dynamic Reconfigurable Logic) project is to develop methodologies, tools and intellectual property blocks to be integrated in a partly dynamically reconfigurable System-on-Chip (SoC) implementation platform for the efficient realization of wireless communications systems. The proposed tools, reusable intellectual property blocks a...
متن کامل